Principal Verification Engineer

Blue Origin

Kraków, MA, Poland • 44m ago • On-site

Senior

On-site

Match your resume with similar open roles

Upload your resume to automatically match with active openings similar to this role.

PDF up to 10 MB

Your resume is private & secure

Resume Checker & Builder preview

Quick Facts

  • Role: Principal Verification Engineer (ASIC & Networking)

  • Focus: IP, subsystem, and full SoC verification for a modem and DSP-intensive digital beamformer

Description

You will lead verification for chip-level and complex subsystem scope for TeraWave’s first in-house silicon program, helping define verification strategy, methodology, and infrastructure from the ground up.

The role spans simulation and formal methods with processor-driven SoC testing, and includes building an AI-enabled verification platform (LLM-assisted stimulus/testbench generation, automated regression triage, and data-driven coverage closure).

Architects and modeling engineers will support your ramp, with emphasis on verification judgment and system-level thinking.

Responsibilities

  • Lead verification through sign-off for chip and complex subsystems, collaborating with global teams

  • Own verification strategy, test plans, and measurable coverage goals for assigned subsystems and SoC

  • Identify verification gaps, propose methodology changes, and implement them

  • Act as subject-matter expert; set technical direction and resolve escalated verification issues

  • Architect reusable verification environments, reference models, and infrastructure across IP/subsystem/SoC

  • Drive regression health, coverage closure, and sign-off readiness across simulation and formal results

  • Review testbench architecture and debug approaches; mentor engineers on verification methodology

  • Partner with design, architecture, and modeling teams to align verification with program milestones

Requirements

  • BS in Electrical Engineering, Computer Engineering, or related field (or equivalent experience)

  • 10+ years of professional experience in ASIC or SoC functional verification

  • Hands-on expertise in SystemVerilog and UVM testbench development, plus metric-driven verification

  • Experience as verification technical lead on at least one taped-out silicon program

  • Willingness to travel up to 10% to other team locations

Benefits

  • Culture of safety, collaboration, and inclusion

  • Opportunity to build verification capabilities and infrastructure from scratch, with growth as the program scales

See similar jobs

Explore similar jobs and use your resume score to choose where to apply next

See more

Unlock Full Resume Report