Senior FPGA & Prototype Design Engineer

Blue Origin

Kraków, MA, Poland • 44m ago • On-site

Senior

On-site

Match your resume with similar open roles

Upload your resume to automatically match with active openings similar to this role.

PDF up to 10 MB

Your resume is private & secure

Resume Checker & Builder preview

Quick Facts

  • Role: Senior FPGA & Prototype Design Engineer

  • Focus: FPGA prototyping/emulation to validate ASIC designs and accelerate hardware/software integration

Description

You will work with the Design Validation team to ensure ASIC designs are fully validated by partnering with design, verification, and software teams. The role includes building ASIC-to-FPGA retargeting flows, delivering FPGA prototype platforms, qualifying emulation platforms, and supporting post-silicon bring-up through debugging and portable platform environments.

Responsibilities

  • Develop and maintain ASIC to FPGA retargeting flows (resource constraints, clock rate reductions, memory retargeting)

  • Deliver FPGA prototype platforms with multiple design configurations, top levels, and release qualification

  • Qualify commercial emulation platforms; assess test case compatibility and coverage partitioning vs simulation

  • Reproduce and debug prototype and emulation failures with design and verification teams until resolved

  • Build portable environments spanning block/top, RTL/gate, and pre-silicon/silicon

  • Support post-silicon bring-up using shared pre-silicon benches and simulation platforms

  • Accelerate software development and early hardware integration via prototype releases and documented limitations

  • Support internal platform users with triage, documentation, and technical assistance

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related technical discipline

  • 7+ years of experience in FPGA prototyping, emulation, or digital design verification

  • Experience with FPGA implementation tools and flows, including synthesis, constraints, and timing closure

  • Experience developing and debugging production RTL in SystemVerilog or Verilog authored by others

  • Experience defining FPGA prototype or emulation flows, including build automation and release management

Benefits

  • Work in a mission-driven environment focused on reusable, safe, low-cost space vehicles and systems, with a culture of safety, collaboration, and inclusion

See similar jobs

Explore similar jobs and use your resume score to choose where to apply next

See more

Unlock Full Resume Report