Formal Verification Engineer

Apple

Austin, TX • 1h ago • On-site

Mid

On-site

150,400 - 277,600 USD/yr

  1. Select offer
  2. Add resume
  3. Analyze
  4. Improve
  5. Apply
  6. Auto-send · soon

Match your resume with similar open roles

Upload your resume to automatically match with active openings similar to this role.

PDF up to 10 MB

Your resume is private & secure

Resume Checker & Builder preview

Quick Facts

Role: Formal Verification Engineer for System-on-a-chip (SoC) verification. Focus on proving properties, finding bugs, and ensuring security robustness across one or more design blocks/IPs.

Description

As a formal verification engineer, you will own complete formal verification for single or multiple SoC design blocks and IPs (e.g., CPU, GPU, Cellular/Connectivity, Audio/Image Processing, Neural Networks, Memory/DMA, Security, Peripheral, Interconnects, Power management). You’ll develop formal micro-architecture specifications, create comprehensive formal verification test plans (including security requirements), and prove design properties to uncover bugs and improve micro-architecture. You’ll also build security-attack models, implement reusable optimized formal models and verification code, and help architect correct-by-construction methodologies to improve verification efficiency.

Responsibilities

  • Work with Apple Silicon design engineers to develop a formal micro-architecture specification.
  • Develop a comprehensive formal verification test plan, including unique security requirement verification.
  • Prove properties of the design, identify design bugs, and collaborate with design teams to improve micro-architecture.
  • Craft novel security attack modeling and prove robustness of complex micro-architectures.
  • Develop and implement reusable, optimized formal models and a verification codebase.
  • Architect correct-by-construction design methodologies to improve formal verification efficiency and productivity.

Requirements

  • Bachelor’s degree.
  • Minimum 3 years of relevant industry experience in silicon validation software engineering or related field.
  • Knowledge and experience interpreting hardware specifications.
  • Detail oriented approach and desire to overcome challenges.
  • Proficiency in any scripting language with excellent debugging skills.

Benefits

Learn from a world-class formal verification team and collaborate at the center of an SoC design verification effort, with critical impact on delivering high-quality functional products quickly.

See similar jobs

Explore similar jobs and use your resume score to choose where to apply next

See more

Potential salary for Formal Verification Engineer role

Improve your resume for just $5

$150,400 – $277,600/year

Unlock Full Resume Report