
Senior RTL Design Engineer
Mueon
18m ago • On-site
Mid
On-site
120,000 - 200,000 USD/yr
Match your resume with similar open roles
Upload your resume to automatically match with active openings similar to this role.
PDF up to 10 MB
Your resume is private & secure

Quick Facts
Role: Senior RTL Design Engineer
Focus: Hands-on RTL development for complex digital IP and SoC subsystems for next-generation AI computing platforms
Description
You will design and develop synthesizable RTL using Verilog and SystemVerilog, translating architectural and microarchitecture specifications into efficient, high-performance, low-power hardware. You will partner with architects, verification, physical design, and DFT teams to deliver production-ready, silicon-ready IP, while meeting aggressive timing, power, area, and schedule goals.
Responsibilities
Design and develop synthesizable RTL for complex digital IP blocks and SoC subsystems
Translate architecture into efficient high-performance, low-power implementations
Collaborate with verification to develop plans, review functional coverage, and resolve issues
Run module/block simulation, debugging, and functional validation
Drive RTL quality via lint, CDC, and RDC analysis and fixes
Work with synthesis and physical design to optimize timing, power, area, and manufacturability
Support DFT integration (scan implementation and RTL modifications for test)
Participate in design and code reviews and technical discussions
Support post-silicon bring-up, debug, and root-cause analysis
Contribute to RTL methodologies, coding standards, automation, and reusable infrastructure
Requirements
B.S. or M.S. in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience
3–5 years of experience developing RTL for ASIC or FPGA designs
Strong proficiency with Verilog and/or SystemVerilog
Solid understanding of digital logic design, synchronous design techniques, and computer architecture
Experience with simulation tools such as Synopsys VCS, Cadence Xcelium, Siemens Questa, or equivalent
Familiarity with lint, CDC, and RDC verification methodologies
Working knowledge of synthesis, static timing analysis, DFT, and physical implementation flows
Experience with scripting languages such as Python, Tcl, or Perl
Strong analytical, debugging, and communication skills
See similar jobs
Explore similar jobs and use your resume score to choose where to apply next
See more
Senior Logic Design Engineer (FPGA/ASIC)
DCV Technologies
Senior
Technology
Remote
N/A
7 days ago

RTL Design Engineer (Networking / NoC)
OpenAI
Mid
Technology
San Francisco, CA · Hybrid
$287K - $485K/yr
20h ago

VHDL RTL Digital Logic Engineer
Schweitzer Engineering Laboratories, Inc.
Mid
Technology
Washington, WA · On-site
$92K - $136K/yr
8h ago

Hardware/FPGA Engineer
Mount Indie, LLC
Senior
Technology
Tempe, AZ · On-site
N/A
21h ago

Front-End Design Engineer
Apple, Inc.
Junior
Technology
Austin, TX · On-site
N/A
4 days ago
Tailor Resume to fit the Job Offer
Use AI to find out how well the skills on your resume fit this job description.
GPU RTL Design Engineer
Apple
Senior
Technology
San Diego, CA · On-site
$175K - $309K/yr
1h ago
Principal Silicon Design Engineer
Microsoft
Senior
Technology
Redmond, WA · Hybrid
$143K - $275K/yr
7h ago

Expert Logic Design Engineer (FPGA/ASIC)
DCV Technologies
Senior
Technology
Remote
N/A
7 days ago

Hardware Verification Engineer
Cyclad
Senior
Technology
Kraków, Pl-06, Poland · On-site
336K zł - 360K zł/yr
5 days ago
Potential salary for Senior RTL Design Engineer role
Improve your resume for just $5
$120,000 – $200,000/year
Unlock Full Resume Report
ATS Pass
Missing keywords
Tailored AI suggestions
Job match analysis
Interview-focused insights