ASIC Emulation & Verification Engineer

Broadcom Corporation

San Jose, CA • 45m ago • On-site

Senior

On-site

121,900 - 195,000 USD/yr

Match your resume with similar open roles

Upload your resume to automatically match with active openings similar to this role.

PDF up to 10 MB

Your resume is private & secure

Resume Checker & Builder preview

Quick Facts

  • Role: ASIC Emulation & Verification Engineer (Palladium Specialist)

  • Focus: Cadence Palladium emulation bring-up, firmware co-verification, and UVM/SystemVerilog verification

Description

Bring up complex ASIC IP and SoC designs on Cadence Palladium emulation platforms by converting RTL databases into emulation-ready models and running high-speed hardware acceleration. Support pre-silicon verification with UVM-based simulation, verification closure, and debugging. Drive firmware co-verification and build automation for compile and Palladium regression flows.

Responsibilities

  • Palladium emulation & bring-up: compile, synthesize, and map complex RTL databases onto Cadence Palladium hardware acceleration systems; resolve compilation errors; manage clocking/memory overrides; bring up full-chip and sub-system emulation models.

  • Firmware co-verification: partner with firmware teams to accelerate early firmware bring-up on Palladium; provide hardware models, map memory spaces, and configure virtual debuggers such as JTAG to boot low-level bootloaders, drivers, and operating systems before silicon.

  • Standard simulation verification: perform pre-silicon verification tasks using SystemVerilog and UVM; author test cases; develop monitors/checkers; debug RTL anomalies with waveform viewers.

  • Debug & triage: diagnose complex hardware/testbench/environment issues on Palladium using advanced hardware-debugging features; root-cause failures across simulation and emulation environments.

  • Infrastructure & automation: build and maintain automated scripts to compile the RTL database and launch Palladium regressions; manage database hand-offs between design release teams and the emulation environment.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field with 8+ years of hardware description or verification experience; or Master’s degree with 6+ years of relevant experience.

Benefits

  • Discretionary annual bonus.

  • New hire equity grant and annual equity awards (subject to plan documents and award agreements).

  • Medical, dental and vision plans; 401(K) with company matching.

  • Employee Stock Purchase Program (ESPP); Employee Assistance Program (EAP).

  • Company-paid holidays; paid sick leave and vacation.

  • Paid Family Leave and other leaves of absence per applicable laws.

See similar jobs

Explore similar jobs and use your resume score to choose where to apply next

See more

Potential salary for ASIC Emulation & Verification Engineer role

Improve your resume for just $5

$121,900 – $195,000/year

Unlock Full Resume Report