ASIC Emulation and Verification Engineer

Broadcom Corporation

San Jose, CA, United States of America • 44m ago • On-site

Senior

On-site

121,900 - 195,000 USD/yr

Match your resume with similar open roles

Upload your resume to automatically match with active openings similar to this role.

PDF up to 10 MB

Your resume is private & secure

Resume Checker & Builder preview

Quick Facts

  • Role: ASIC Emulation and Verification Engineer (Palladium Specialist)

Description

Bring up complex ASIC IP and SoC designs on Cadence Palladium emulation platforms by converting RTL into emulation-ready models and executing hardware acceleration. Perform UVM-based pre-silicon simulation verification and debugging, and support firmware co-verification to enable early bootloader/driver/OS bring-up. Build and maintain automation to compile RTL, launch regressions, and manage hand-offs between design releases and the emulation environment.

Responsibilities

  • Compile, synthesize, and map complex RTL databases onto Cadence Palladium hardware acceleration systems
  • Resolve compilation errors and manage clocking/memory overrides to bring up full-chip and sub-system emulation models
  • Partner with firmware teams to accelerate early firmware bring-up using hardware models and virtual debuggers (e.g., JTAG)
  • Run standard pre-silicon verification tasks using SystemVerilog and UVM: write test cases, build monitors/checkers, and debug with waveform viewers
  • Diagnose and triage complex issues across both simulation and emulation environments
  • Develop scripts to automate RTL compilation and Palladium regression execution; manage database hand-offs to the emulation environment

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field with at least 8 years of hardware description or verification experience, or Master’s degree with at least 6 years
  • Deep hands-on experience with Cadence Palladium enterprise emulation platforms (e.g., Palladium Z1/Z2 or newer)
  • Strong proficiency in Verilog/SystemVerilog and hardware synthesis concepts for emulation mapping
  • Proven experience with UVM, SVA, and metric-driven coverage closure
  • Expertise in Python, Perl, Bash, or Tcl for log parsing and regression automation

Benefits

  • Annual base salary range: USD 121,900–195,000
  • Discretionary annual bonus
  • New hire equity grant and annual equity awards (subject to plan documents and agreements)
  • Medical, dental, and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays, paid sick leave, and vacation time
  • Paid Family Leave and other leaves of absence per applicable law

See similar jobs

Explore similar jobs and use your resume score to choose where to apply next

See more

Potential salary for ASIC Emulation and Verification Engineer role

Improve your resume for just $5

$121,900 – $195,000/year

Unlock Full Resume Report