New offer - be the first one to apply!
October 22, 2026
Senior SoC Hardware Analog/Functional Validation Engineer
Senior
160,200 - 261,000 USD/yr
Hillsboro, OR
Quick Facts
- Role: Senior SoC Hardware Analog/Functional Validation Engineer
Description
Own post-silicon validation for custom SoC projects, focusing on PLL, IO electrical/analog, and/or functional IO interfaces. Define validation strategies, requirements, environments, and tools; write and implement test plans; and execute triage/debug for silicon failures. Provide technical leadership across hardware/software debug and collaborate with architects, verification engineers, and partners to improve validation methodology.
Responsibilities
- Own post-silicon validation in one or more areas: PLL, IO electrical/analog, or functional IO interfaces
- Define and implement silicon debug tools and capabilities
- Become an expert in high-speed IO interface architecture and interactions across the SoC, platform, and software
- Provide technical guidance, coaching, and mentorship to other engineers
- Develop validation strategy, requirements, environments, tools, and methodologies (including debug board and hardware/software requirements)
- Write test plans and implement them by developing test content, scripts, tools, and validation collateral
- Execute post-silicon content; triage and debug failures
- Apply a growth mindset to learn and adapt in a complex and dynamic environment
- Engage with partners to continuously improve design and validation collateral/methodology to find bugs earlier and more reliably
- Collaborate with architects, logic designers, verification engineers, other post-silicon validators, and IP/tool providers
- Apply expertise to pre-silicon verification plans, tests, and debug of your area
Requirements
- Doctorate with 1+ year experience OR Master’s with 4+ years OR Bachelor’s with 5+ years in Electrical Engineering, Computer Engineering, Computer Science, or related field (or equivalent experience)
- Pass required Microsoft/customer/government security screenings, including Microsoft Cloud Background Check and export-controlled information eligibility requirements
Benefits
Base pay range (U.S.): USD $119,800 - $234,700 per year (with different ranges for San Francisco Bay area and NYC metro locations). Eligible candidates may receive additional benefits and compensation.
Similar jobs you might like
SoC Hardware Power Management Validation Engineer
Microsoft
Mid
Technology
Hillsboro, OR
$134K - $219K/yr
1h ago
Senior SoC Integration Engineer
Microsoft
Senior
Technology
Raleigh, NC
$160K - $261K/yr
5 days ago
Principal Firmware Validation Engineer
Microsoft
Senior
Technology
Redmond, WA
$188K - $304K/yr
1h ago
Design Verification Engineer
Microsoft
Senior
Technology
Raleigh, NC
$134K - $219K/yr
4 days ago
Senior FPGA/Silicon Design Engineer
Microsoft
Senior
Technology
Redmond, WA
$160K - $261K/yr
6 days ago
ASIC Verification Engineer (New Grad 2027)
Nvidia
Junior
Technology
Santa Clara, CA
$140K - $140K/yr
1h ago
Senior ASIC Design Engineer
Nvidia
Senior
Technology
Santa Clara, CA
$165K - $310K/yr
1h ago
Design Verification Engineer
Microsoft
Mid
Technology
Raleigh, NC
$134K - $219K/yr
7 days ago
Senior High-Speed SerDes Validation Engineer
Nvidia
Senior
Technology
Santa Clara, CA
$165K - $310K/yr
1h ago
Validation & Tooling Software Engineer (Residential Energy Products)
Tesla
Senior
Technology
Palo Alto, CA
$140K - $300K/yr
1h ago
Unlock Full Resume Report
ATS Pass
Missing keywords
Tailored AI suggestions
Job match analysis
Interview-focused insights