New offer - be the first one to apply!
July 2, 2026
Principal Engineer, SOC Design
Senior • On-site
240,000 - 249,996 USD/yr
San Jose, CA
Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.
Advancing the World's Technology Together
Our technology solutions power the tools you use every day—including smartphones, electric vehicles, hyperscale data centers, IoT devices, and more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.
We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.
What You'll Do
The DRAM Development Lab (DDL) is part of Samsung's Memory Business Unit, focused on solving key problems of Cloud & Data center by developing new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions and works closely with development teams to bring feature innovation to product roadmaps.
Come join the team that is creating new computing system architectures needed to support emerging machine learning applications, data analytics and edge computing. You'll focus on enhancement of memory and storage capability by developing prototype and production controllers.
- Participate in architectural definitions and responsible for micro architecture of subsystem and/or chip level
- Responsible for top integration, logic design and RTL implementation along with quality check (Assertion, Lint, CDC, and STA)
- Review 3rd party IPs including ARM cores, DDR controller, and UCIe PHY
- Responsible for integrating the third party IPs and subsystem at top level
- Work closely with architects and verification engineers to ensure sound design at SoC level
- Work with physical designers on timing constraints, synthesis, DFT insertion, and static timing analysis
What You Bring
- Bachelor's in Electrical, Computer Science or related with 20+ years of experience or Master's with 18+ years or PhD with 15+ years of industry experience preferred
- Hands-on knowledge and experience in ASIC design flow from design to tape out
- Experience and knowledge in ATE vector generation, testing and silicon bring up
- Experience in commercial IPs such as UCIe, CPU, Ethernet, and DDR interfaces
- Good understanding of PPA (performance, power, and area) trade-offs
- Experience in SoC level synthesis, timing analysis, lint check, CDC checks
- Experience interfacing with 3rd party service companies for DFT/PI/PD
- Good knowledge and experience in AMBA bus fabric and ARM cores
- Strong communication and collaboration skills
What We Offer
- Incentive opportunities based on individual and company performance
- Medical, Dental, Vision, and 401k benefits
- Charitable giving match and community involvement opportunities
- 4+ weeks of paid time off plus holidays and sick leave
- Fertility care or adoption stipend, medical travel support, and virtual vet care
- On-demand wellness apps and confidential therapy sessions
- Onsite café and gym plus virtual fitness classes
- Flexible work environment
Base Pay Range: $219,000—$351,000 USD
Similar jobs you might like
Technology

Samsung
Principal Engineer, SOC Design
Senior
On-site
San Jose, CA
240,000 - 249,996 USD/yr
🏢 Summary: Principal Engineer role focused on SoC design and integration for advanced memory and storage solutions targeting cloud, data center, and emerging computing applications. The position involves leading microarchitecture, RTL development, third-party IP integration, and full ASIC flow through tape-out. It requires deep expertise in high-performance SoC design, timing, and silicon bring-up. 🗂️ Requirements: Bachelor’s/Master’s/PhD in Electrical Engineering, Computer Science or related field, 15+ years of industry experience in ASIC/SoC design, Hands-on experience with full ASIC design flow from design to tape-out, Experience with SoC-level synthesis, STA, lint, and CDC checks, Experience integrating third-party IPs at SoC level, Experience with commercial IPs such as ARM cores, DDR, Ethernet, UCIe, Experience with ATE vector generation, testing, and silicon bring-up, Knowledge of PPA trade-offs, Experience working with DFT/PI/PD teams, Strong understanding of AMBA bus architecture 📃 Skills: ASIC, SoC, RTL, ARM, AMBA, DDR, UCIe, Ethernet, STA, CDC, Lint, DFT, Synthesis, PPA, ATE 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.Principal Engineer, SOC Design What You'll Do The DRAM Development Lab (DDL) is part of Samsung's Memory Business Unit, the industry's technology and volume leader in DRAM, HBM and NAND Flash. DDL's vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions. We are an integral part of Samsung's strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps. Come join the team that is creating new computing system architectures needed to support emerging machine learning applications, data analytics and edge computing. You'll focus on enhancement of memory and storage capability by developing prototype and production controllers. Job ID: 42866 Location: Daily onsite presence at our San Jose or Folsom office in alignment with our Flexible Work policy Participate in architectural definitions and responsible for micro architecture of subsystem and/or chip level. Responsible for top integration, logic design and RTL implementation along with quality check (Assertion, Lint, CDC, and STA). Reviews 3rd party IPs including ARM cores, DDR controller, and UCIe PHY Responsible for integrating the third part IPs and sub system at top level Work closely with architects and verification engineers to ensure sound design at SoC level. Work with physical designers on timing constraints, synthesis, DFT insertion, and static timing analysis What You Bring Bachelors in Electrical, Computer Science or related with 20+ years of experience or Masters in Electrical, Computer Science or related Science with 18+ years of Industry Experience or PhD in Electrical, Computer Science or related Science with 15+ years of Industry experience preferred. Highly motivated with good verbal and written communication skills. Hands on knowledge & experience in ASIC design flow from design to tape out. Experience & Good knowledge in ATE vector generation, testing and silicon bring up. Experience in the commercial IPs such as UCIe, CPU, Ethernet, and DDR interfaces. Good understanding of PPA (performance, power, and area) trade-offs. Experience in SoC level synthesis, timing analysis, lint check, CDC checks. Experience in interfacing 3rd party service companies for DFT/PI/PD. Good knowledge and experience in AMBA bus fabric, ARM cores. Self-motivated problem-solver with an ability to work well in a team. You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-SF1What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$219,000—$351,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/
Technology

Samsung
Senior Staff Engineer, SOC Design
Senior
On-site
Folsom, CA
🏢 Summary: Senior SoC Architect role focused on designing and validating next-generation memory and storage solutions, with hands-on RTL development and full lifecycle involvement from architecture to silicon bring-up. The position centers on SSD and DRAM subsystem architecture, SoC integration, and performance optimization for cloud and data center applications. 🗂️ Requirements: Bachelor’s/Master’s/PhD in Electrical Engineering, Computer Science or related field, 10+ years of industry experience in hardware development, Strong experience in SSD architecture and storage technologies, Knowledge of DRAM architecture and memory subsystem design, Experience with RTL design and SoC integration, Experience with data integrity and protection mechanisms (ECC, parity, CRC, RAID), Experience delivering hardware products from architecture through silicon bring-up, Ability to support verification, validation, and debugging activities 📃 Skills: SystemVerilog, Verilog, RTL, SoC, SSD, DRAM, NAND, ECC, CRC, RAID, RTL, Simulation, Emulation, Formal, Silicon 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.What You'll Do The DRAM Development Lab (DDL) is part of Samsung's Memory Business Unit, the industry's technology and volume leader in DRAM, HBM and NAND Flash. DDL's vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SoC Architecture team is involved in SoC‑level designs for emerging memory/storage solutions and validates each design's feasibility with hands‑on RTL implementation. We are an integral part of Samsung's strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps. This role offers the opportunity to shape next-generation SoC and subsystem architectures while staying deeply hands-on in RTL design, integration, and validation. It is ideal for engineers who want to turn advanced memory and storage concepts into real hardware and drive them all the way to silicon Job ID: 42896 Location: Daily onsite presence at our Folsom office in alignment with our Flexible Work policy Collaborate with architecture, design, verification, and system teams to define and implement SoC features and subsystems Translate architectural requirements into microarchitecture, RTL design, and verification plans Design and develop RTL for SoC blocks and integration logic using SystemVerilog/Verilog Drive block- and SoC-level integration activities, including clocking, reset, power intent, interfaces, and configuration infrastructure Analyze performance, power, area, and timing tradeoffs to deliver efficient and scalable designs Support design verification by debugging issues found in simulation, emulation, formal analysis, and silicon validation Participate in pre‑silicon validation and post‑silicon bring‑up, including root‑cause analysis and issue resolution Contribute to technical documentation, block specification, test plans, and design reviews What You Bring Bachelors in Electrical, Computer Science or related with 15+ years of experience or Masters in Electrical, Computer Science or related Science with 13+ years of Industry Experience or PhD in Electrical, Computer Science or related Science with 10+ years of Industry experience preferred. Strong technical background in SSD architecture and storage technologies, including controller architecture, NAND/flash behavior, data path design, and system performance consideration. Familiarity with DRAM architecture and memory subsystem design, including memory hierarchy, bandwidth/latency tradeoffs, buffering, and traffic behaviors. Experience with data integrity and protection mechanisms, such as ECC, parity, CRC, RAID, and end-to-end data protection schemes. Experience contributing to complex hardware products from architecture definition through RTL implementation, verification, and silicon bring-up. Proven ability to collaborate effectively across architecture, design, verification, firmware, and validation teams. You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-SF1What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$168,000—$268,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/
Technology
New offer

Samsung
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Senior
On-site
San Jose, CA
🏢 Summary: Senior mixed-signal/analog design role focused on high-speed memory I/O interfaces and advanced CMOS technologies. The position involves analog circuit design, simulations, layout guidance, verification, and silicon bring-up for technologies such as DDR, LPDDR, GDDR, and HBM. Candidates will work on PLL, SERDES, and high-speed data converter solutions supporting next-generation machine learning and data-centric applications. 🗂️ Requirements: BS/MS/PhD in Electrical Engineering or Computer Science, 5+ years in SoC architecture and analog mixed-signal circuit design, Experience with high-speed serial interfaces, Experience with DDR, LPDDR, GDDR, or HBM I/O interfaces, Expertise in high-speed circuit layout requirements, Knowledge of DLL, PLL, FFE, CTLE, DFE, ODT, DCC, and training/calibration, Experience with advanced CMOS technology nodes, Experience with high-frequency clock distribution design, Understanding of PPA trade-offs, Proficiency with EDA tools, Experience with silicon bring-up and automated measurements, Strong Tcl/Perl scripting skills, Ability to work onsite in San Jose 📃 Skills: DDR, LPDDR, GDDR, HBM, SERDES, PLL, DLL, FFE, CTLE, DFE, ODT, DCC, CMOS, Cadence, MATLAB, Simulink, Python, Tcl, Perl, EDA 🏢 Description: Advancing the World's Technology Together Our technology solutions power the tools you use every day—including smartphones, electric vehicles, hyperscale data centers, IoT devices, and more. Memory IO Lab is part of the Memory Business Unit focused on memory interface technology solutions for DDR, LPDDR, GDDR, and related technologies. The team works closely with cross-disciplinary development teams to bring feature innovation to product roadmaps supporting machine learning applications, data analytics, and edge computing. Location: Daily onsite presence at the San Jose headquarters in alignment with the Flexible Work policy. What You'll Do - Hands-on analog circuit design including circuit implementation, simulations, and verification collaboration. - Work on mixed-signal designs including high-speed data converters, PLL, and SERDES. - Guide layout floor-planning at block and top level to optimize performance. - Supervise layout activities and provide guidelines to layout engineers. - Participate directly in layout drawing when necessary. - Own circuit and system specifications. - Simulate designs using advanced CAD tools. - Document designs and simulation results. What You Bring - BS with 10+ years, MS with 8+ years, or PhD with 5+ years of experience in Electrical Engineering or Computer Science. - 5+ years of experience with system-on-chip architecture, high-speed serial interfaces, and analog mixed-signal circuit design using advanced CMOS technology nodes. - Prior experience designing standard high-speed interfaces such as DDR, LPDDR, GDDR, or HBM I/O interfaces. - Expertise in layout requirements for high-speed circuits. - Knowledge of DLL, PLL, FFE, CTLE, DFE, output drivers, ODT, DCC, training/calibration, high-speed power design, and low-power design. - Experience working with device/process teams to define transistor specifications. - Ability to troubleshoot and analyze complex problems. - Experience in high-frequency clock distribution design, implementation, and analysis. - Deep understanding of performance, power, and area trade-offs. - Ability to use EDA tools such as Cadence, MATLAB/Simulink, and EM tools. - Experience with silicon bring-up and automated measurement scripting. - Strong scripting and automation skills using Tcl/Perl; Python knowledge is a plus. - Strong communication and interpersonal skills. - Ability to work in a fast-moving, dynamic environment. What We Offer - Competitive base pay range of $163,000—$253,000 USD. - Incentive opportunities based on individual and company performance. - Medical, dental, vision, and 401(k) benefits. - Charitable giving match and community involvement opportunities. - 4+ weeks of paid time off plus holidays and sick leave. - Family support benefits including fertility care, adoption support, and medical travel support. - Emotional wellness resources including confidential therapy sessions. - Onsite café, gym, and virtual wellness classes. - Flexible work environment and wellbeing-focused benefits. Equal Opportunity Employment Policy Samsung Semiconductor is committed to fostering an inclusive workplace and providing accommodations throughout the recruiting process for candidates requiring support. Our Commitment to Innovation and Fairness AI tools may be used during recruitment as support tools only. Hiring decisions are made by recruiting teams and hiring managers. Applicant AI Use Policy Candidates are expected to rely on their own knowledge and skills during the application and interview process. AI tools may only be used for preparation, grammar, and research. Trade Secret Notice Applicants agree not to disclose confidential or proprietary information belonging to current or former employers.
Technology

Samsung
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Senior
On-site
San Jose, CA
🏢 Summary: Senior Analog/Mixed-Signal IC Design Engineer responsible for developing high-speed memory I/O circuits for advanced DRAM and NAND interfaces. The role involves hands-on design, simulation, layout supervision, and silicon bring-up for high-speed data converters, PLLs, and SERDES in advanced CMOS nodes. You will own circuit specifications and optimize performance, power, and area for next-generation memory interfaces. 🗂️ Requirements: BS/MS/PhD in Electrical Engineering or Computer Science, 5+ years in SoC architecture and high-speed serial interface design, Experience with analog and mixed-signal circuit design in advanced CMOS nodes, Experience designing high-speed interfaces (DDR, LPDDR, GDDR, or HBM), Expertise in high-speed I/O layout requirements, Knowledge of DLL, PLL, FFE, CTLE, DFE, DCC, ODT, output drivers, Experience with high-frequency clock distribution design, Proficiency with EDA tools for simulation and verification, Experience with silicon bring-up and automated measurement, Strong scripting skills in Tcl or Perl 📃 Skills: CMOS, SoC, DDR, LPDDR, GDDR, HBM, SERDES, PLL, DLL, FFE, CTLE, DFE, DCC, ODT, Cadence, MATLAB, Simulink, Tcl, Perl, Python, EDA 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.Memory IO Lab is part of Samsung's Memory Business Unit, the industry's all-time DRAM and NAND Flash leader both in technology as well as in volume. Memory IO's vision is to provide memory interface technology solutions which can be adopted in DDR, LPDDR, GDDR, and more. We are an integral part of Samsung's paramount R&D innovation engine. We work closely with cross-disciplinary development teams to bring feature innovation to product roadmaps. Come and join the team that is providing the next generation IO tech solutions to support emerging machine learning applications, data analytics, and edge computing. Location: Daily onsite presence at our San Jose headquarters in alignment with our Flexible Work policy What You'll Do Hands on in analog circuit design, which includes circuit design, running simulations to confirm functionality and performance, and work with verification team to verify design. The mixed-signal designs will include but are not limited to the following: high-speed data converters, PLL, and SERDES. Guide layout floor-planning block and top level to optimize the overall performance; supervise the layout activities and give concise guidelines to layout engineers, need to be hands on in drawing layout if necessary. Ownership of circuit and system specifications. Simulate designs with state-of-the-art CAD tools. Document designs and simulation results. What You Bring BS 10+ years experience, MS 8+years of experience, PhD 5+ years experience in Electrical Engineering, Computer Science preferred. 5+ years of experience working with system on chip architecture, high-speed serial interfaces, analog and mixed-signal circuit designs using advanced CMOS technology nodes. Prior experience in design of any one of the standard high speed interfaces like DDR, LPDDR, , GDDR, HBM I/O interface. Needs to be an expert in providing and understanding layout requirements of high speed circuits. Knowledge of all facets of high speed I/O design but specifically should include DLL / PLL / FFE / CTLE / DFE, output drivers , ODT, Duty cycle correction (DCC), Training/calibration to improve timing, high speed power design and low power design. Experience working closely with device/process team to define transistor specs The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. Ability to troubleshoot and analyze complex problems. Excellent communication (written and verbal) and interpersonal skills Experience in high frequency clock distribution design, implementation, and analysis. Deep understanding of PPA (performance, power, and area) trade-offs. Ability to handle EDA tools well, such as Cadence, MATLAB (Simulink), and EM tools Experience on silicon bring-up and automatic measurement using script Strong scripting and automation skills using Tcl/Perl. Knowledge of Python is a plus. Self-motivated problem-solver with an ability to work well in a team. You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-SF1What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$163,000—$253,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/
Technology
New offer

Samsung
Staff Engineer, Memory Systems Architecture
Senior
On-site
San Jose, CA
🏢 Summary: Staff Engineer role focused on memory systems architecture and in-field DRAM fault management for AI/ML data center deployments. The position involves analyzing telemetry data, developing RAS algorithms, improving ECC schemes, and collaborating with customers and industry groups on memory failure mitigation solutions. Daily onsite work in San Jose with research, proof-of-concept development, and standardization contributions. 🗂️ Requirements: Bachelor's degree with 10+ years of relevant experience or Master's with 8+ years or PhD with 5+ years, Experience in hardware fault management, reliability, or data center fleet management, Knowledge of platform memory subsystems and platform RAS features, Experience with ECC design, verification, and reverse engineering, Understanding of CPU-to-memory address mapping, Experience modifying memory controller registers, Linux kernel commit experience, Understanding of DRAM and HBM failure modes 📃 Skills: DRAM, HBM, ECC, RAS, Linux, Telemetry, hPPR, DIMM, SOC 🏢 Description: Advancing the World's Technology Together Our technology solutions power the tools you use every day—including smartphones, electric vehicles, hyperscale data centers, IoT devices, and more. Samsung Semiconductor is hiring a Staff Engineer, Memory Systems Architecture. The conventional DRAM failure analysis was physical electrical FA and physical FA. In the era of data centers, field failure information is easier to track. The Fault Management team focuses on finding DRAM failure modes, abnormalities, and failure rate projections. You will be part of an incubation team working on in-field telemetry intended to transform the customer quality experience for Samsung memory products. Fault Management is focused on minimizing system downtime within AI/ML hardware deployments and workloads. The team analyzes trends and patterns from large-scale memory fleet telemetry to classify failures and perform virtual root-cause analysis. Telemetry analysis helps design solutions to proactively avoid system downtime. Research is conducted both internally and collaboratively with the industry, with opportunities to publish findings through whitepapers and conferences. What You'll Do - Based on knowledge of SOC controllers and memory operations including RAS features, identify and recommend solutions to mitigate field DRAM failure rates - Communicate improved ECC schemes to customers based on Samsung DRAM failure modes - Interface with customers to establish the value of enabling in-field fault management architecture - Contribute to the standardization of DRAM/HBM failure logging in the OCP - Propose and develop platform RAS algorithms for memory fault management such as page offlining and hPPR - Conduct proof-of-concept testing with known failure DIMMs in real servers and applications Location: Daily onsite presence at the San Jose headquarters in alignment with the Flexible Work Policy. What You Bring - Bachelor's degree with 10+ years of relevant industry experience, or Master's with 8+ years, or PhD with 5+ years in hardware fault management, reliability, data center fleet management, or related technical field - Knowledge of platform memory subsystems and platform RAS such as ECC, page offlining, hPPR, and hardware sparing - ECC design, verification, and reverse engineering experience - Understanding of address mapping between CPU and memory - Memory controller register modification experience - Linux kernel commit experience - Understanding of DRAM and HBM failure modes - Inclusive and collaborative working style - Curiosity, resilience, and data-driven problem solving - Innovative mindset and adaptability What We Offer - Competitive compensation with incentive opportunities - Medical, dental, vision, and 401(k) benefits - Charitable giving match and community involvement opportunities - 4+ weeks of paid time off plus holidays and sick leave - Fertility care or adoption support, medical travel support, and virtual vet care - Emotional wellness support with therapy sessions and wellness apps - Onsite café and gym plus virtual fitness classes - Flexible work environment Base Pay Range: $163,000—$253,000 USD Equal Opportunity Employment Policy Samsung Semiconductor is committed to fostering an inclusive workplace and providing accommodations throughout the recruiting process. Our Commitment to Innovation and Fairness AI tools may be used in recruitment as support tools, but all hiring decisions are made by human recruiters and hiring managers. Applicant AI Use Policy Candidates may use AI tools for preparation, grammar, and research, but not for generating submitted content or live interview responses. Trade Secret Notice Applicants must not disclose confidential or proprietary information belonging to current or former employers.
Technology

Samsung
Technical Account Manager, DRAM Business Enablement
Senior
On-site
San Jose, CA
🏢 Summary: Technical Account Manager role focused on enabling customer design-in and qualification of DRAM-based memory solutions across datacenter, PC, and consumer applications. The position combines technical program management, system-level debugging, and customer engagement to drive lead supplier adoption. It requires strong expertise in DRAM architecture, SI/PI analysis, and semiconductor technologies while collaborating with global engineering and business teams. 🗂️ Requirements: Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Science, or related field, Experience supporting DRAM memory products, Knowledge of DRAM architecture and system architecture, Background in Signal Integrity and Power Integrity (SI/PI) and timing measurements, Understanding of semiconductor manufacturing and advanced packaging, Familiarity with RAS, Memory Controller, and memory PHY, Experience in semiconductor or memory field with customer-facing responsibilities, Prior experience in Applications, Development, Design, or Validation Engineering role, Ability to manage technical customer engagements and debug activities, Strong verbal and written communication skills 📃 Skills: DRAM, DDR, LPDDR, HBM, SI, PI, RAS, PHY, DIMM, Semiconductor, Validation, Debugging 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.What You'll Do Samsung Device Solutions America is seeking an Technical Account Manager, DRAM Business Enablement. Be motivated self-starter to manage the customer selection of Samsung for DRAM-based memory solutions being used in a breadth of applications. You will be focused on successful engineering engagement to drive the lead supplier position for design-in and qualification, from technical program management to customer relationship management to engineering debugging in a collaborative environment. You will interact multiple internal stakeholders to maintain alignment with customer objectives and foster deeper engagement and relationships. Having held a related engineering role in the past as an Application Engineer is a plus. Having been a customer with deep technical interactions with a supplier is a plus. Being in a role related to chipset bring up and debugging, technical problem solving, system architecture, memory interface design and development, or platform validation is a plus. Experience in supporting Datacenter, PC & consumer DRAM products to customers and enabling variable DRAM products: DDR based memory DIMMs, discrete LPDDR and DDR DRAM component, and HBM (High Bandwidth Memory). Understand customer requirements for DRAM product design-in and working with Samsung HQ in Korea to provide solutions and suggestions. Support self-qualification activity and understand DRAM SI/PI and timing analysis measurements. Controlling and following up on PCN (Product Change Notice) and organizing QTR (Quarterly Technical Review) and presenting roadmaps and market outlooks. Develop subject matter expertise needed to provide first-line technical or operational issue resolution as needed to drive to closure. Synchronize with Samsung business teams to assure that the Samsung Technical strategy is fully aligned with our business strategy Manage critical relationships with key customer decision makers Demonstrate leadership through influencing, relationship building, customer focus, efficiency, excellent communication skills, and self-development Organize technical communication with customers in order to do problem solving in place and help to set up verification procedure and condition for the issue duplication and improvement Communicate at various management levels Location: Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy. Job ID: 42952 What You Bring Bachelors in Electrical, Computer Science or related Physical Science with 5+ years of experience or Masters in Electrical, Computer Science or related Physical Science with 1+ years of Industry Experience or PhD in Electrical, Computer Science or related Physical Science with 0+ years of Industry Experience Preferred. Familiar with DRAM memory design, Architecture or system architecture Background in Signal Integrity/Power Integrity (SI/PI) and timing measurements. Understanding of semiconductor manufacturing, fab processes and advanced package technology Familiar with system level operation including RAS, Memory Controller and memory PHY. Solid experience with supporting DRAM memory products. Prior experience in semiconductor technology, or memory field with customer facing responsibilities Prior experience as an Applications, Development, Design, or Validation Engineer, or a related technical role Customer support experience for DRAM products An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. Leadership skills for driving customer enablement strategies and debug activities. Strong verbal and written communication skill. Fluency in Korean is a plus. Some travel required, both international and domestic. Approximately 1-2 times per year, subject to customer needs. #LI-MD1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$163,000—$253,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Our Commitment to Innovation and Fairness At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified. Trade Secret Notice By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/
Technology

Samsung
Staff Engineer, Memory Systems Architecture
Senior
On-site
San Jose, CA
🏢 Summary: Staff Engineer role focused on memory systems architecture and in-field DRAM fault management for data center and AI/ML environments. The position involves analyzing large-scale telemetry data to identify failure modes, design RAS algorithms, and reduce system downtime through proactive memory fault mitigation. The role includes ECC design, failure analysis, and collaboration on industry standards for DRAM/HBM failure logging. 🗂️ Requirements: Bachelor’s degree with 10+ years / Master’s with 8+ years / PhD with 5+ years in hardware fault management or related field, Experience in hardware fault management, reliability, or data center fleet management, Knowledge of memory subsystems and platform RAS features, Experience with ECC design, verification, and reverse engineering, Understanding of CPU-to-memory address mapping, Experience modifying memory controller registers, Linux kernel commit experience, Understanding of DRAM and HBM failure modes 📃 Skills: DRAM, HBM, ECC, RAS, Linux, Telemetry, SoC, DIMM, OCP, AI, ML 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.Samsung Semiconductor is hiring now for a Staff Engineer, Memory Systems Architecture. The conventional DRAM failure analysis was physical electrical FA and physical FA. But, in the era of Data center, it is easier to track the field failure information. With this data set, Fault management team's role is finding DRAM failure mode, abnormality and failure rate projection. You will be part of an incubation team working on in-field telemetry intended to transform the Customer Quality Experience for Samsung memory products. Fault Management is the future of quality to minimize system downtime within AI/ML hardware deployments and workloads of the future. We analyze trends and patterns from enormous memory fleet telemetry to bucketize failures and perform virtual root-cause analysis. Telemetry analysis helps us design solutions to proactively avoid system downtime. We conduct research and develop both in-house and collaboratively in the industry with the opportunity to publish our findings through whitepapers and conferences. We are looking for innovative and passionate thinkers who can work in a start-up environment and are excited to shape the future of data centers around the world. Join us in our mission! What You'll Do Based on the knowledge of SOC controller and memory operation including RAS feature, find and recommends better solution to mitigate the field DRAM failure rate. Needs to communicate better ECC scheme to customers based on Samsung DRAM failure mode(DQ and burst) Interface with customers to establish the value add of enabling in-field fault management architecture Contribute to the standardization of DRAM/HBM failure logging in the OCP. Propose and develop platform RAS (Reliability Availability Serviceability) algorithms for memory fault management such as page offlining, hPPR and conduct POC with known failure DIMMs in the real server and application. Location: Daily onsite presence at our San Jose headquarters in alignment with our Flexible Work Policy. Job ID: 42886 What You Bring Bachelor's degree with 10+ years of relevant industry experience, or Master's with 8+ years or PhD with 5+ years hardware fault management, reliability, data center fleet management experience or related technical field preferred. (Must) Knowledge of platform memory subsystem, platform RAS (Reliability Availability Serviceability) such as ECC, page offlining, hPPR and hardware sparing. ECC design and verification and reverse engineering experience. Understanding on the address mapping between CPU and memory. Memory controller register modification. Linux kernel commit experience. DRAM and HBM failure mode understanding. You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-MD1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$163,000—$253,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/
Technology

Samsung
Account Director, Sales
Senior
On-site
Bellevue, WA
🏢 Summary: Senior sales leadership role responsible for driving strategic engagement and revenue growth with a Tier 1 cloud service provider, focusing on DRAM and NAND semiconductor solutions. The position leads account strategy, customer relationships, negotiations, and cross-functional collaboration to secure design wins and achieve revenue targets. This role also manages and mentors a high-performing sales team while aligning forecasts and market strategy. 🗂️ Requirements: BS/BA degree, 10+ years semiconductor sales experience or related technical field, Sales leadership experience, Tier 1 customer account management experience, Experience selling DRAM and/or NAND products, Experience with hyperscale and data center customers 📃 Skills: DRAM, NAND, Semiconductors, Silicon, Sales, Forecasting, Negotiation, DataCenters, Cloud 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.What You'll Do There hasn't been a better time to join Samsung, come lead our sales engagement with one of the leading Cloud Service Providers and take the relationship to the next level. The world's largest cloud service providers are setting the pace for the infrastructure innovation required to empower AI and Memory. In this role you will be at the forefront of continued growth for Samsung and leading our sales efforts with one of our largest customers. Provide the vital leadership, support, and mentorship to ensure that the account sales strategy is aligned with the business direction and supports the accomplishment of the overall company objectives. Focus on continuous improvement on the customer experience and build deeper relationship with key stakeholders. Collaborate with key decision makers at customer to secure design wins and qualification slots on new programs for DRAM and NAND-based products. Create and align sales forecast, delivering monthly revenue goals. Conduct face-to-face customer management meetings to provide support, address issues, communicate updates, and build strong relationships. Negotiate quarterly business awards including pricing and supply support. Support sales opportunities by providing product information, roadmap updates, product samples, and price quotations. Maintain awareness of and communicate internally to sales and marketing teams regarding major market trends, customer strategies, and competitive activity. International business travel to support customer meetings as needed. Communicate and collaborate with sales and marketing teams to resolve business issues, plan account strategies, product alignment and achieve revenue goals. Lead a team of high performing sales leaders and team members and ensure they have clarity of purpose and ownership. Reports to: SVP, Sales What you Bring BS/BA degree. MS degree or comparable engineering degree a plus. 10+ years sales experience in semiconductor industry or related technical field. Sales Leadership and Tier 1 Customer Account Management Experience. Sales Experience with DRAM/NAND and or related silicon sales experience selling into Tier 1 accounts. Sale Experience with Tier 1 Hyperscale and Data Center Customers. #LI-KS1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$188,000—$300,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Our Commitment to Innovation and Fairness At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified. Trade Secret Notice By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/
Technology
New offer

Samsung
Staff Engineer, Firmware Test
Senior
On-site
San Jose, CA
🏢 Summary: Senior onsite engineering role focused on developing and improving black-box functional test coverage for NVMe SSD firmware and enterprise storage systems. Responsibilities include debugging failures, analyzing field issues, and collaborating with firmware teams to validate and enhance storage technologies. 🗂️ Requirements: Bachelor's degree with 10+ years experience or Master's degree with 8+ years experience in Computer Science, Computer Engineering, Electrical Engineering or equivalent, Strong programming and scripting experience, Proficiency in Python, Bash, and Linux shell scripting, Knowledge of NVMe, PCIe, NAND Flash, or FTL technologies, Experience with enterprise storage or server systems, Proficiency in Linux, Ability to debug, triage, and reproduce firmware issues, Strong verbal and written communication skills, Ability to work independently and in teams 📃 Skills: Python, Bash, Linux, NVMe, PCIe, NAND, FTL, Firmware, Scripting 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. The Technology Enabling Development Lab (TED) Our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives breakthrough V-NAND technology and enables customers to power performance-oriented, demanding, enterprise-class applications ranging from hyperscale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures. Location: Daily onsite presence at the San Jose, CA office / U.S. headquarters in alignment with the Flexible Work policy. What You'll Do - Develop black-box functional test coverage and test methodologies for NVMe SSDs. - Debug, triage failures and work with the firmware team to reproduce problems, design and run experiments. - Analyze customer field issues and improve functional test coverage where gaps are identified. What You Bring - Bachelor's degree and 10+ years or Master's degree and 8+ years with focus in Computer Science, Computer Engineering, Electrical Engineering or equivalent. - Strong programming experience and demonstrated proficiency in scripting languages such as Python, Bash, Linux shell scripts. - Excellent verbal and written communication skills. - Ability to work individually and in teams. - Prior NVMe, PCIe knowledge or experience with one or more storage-related technologies including NVM Express, PCI Express, NAND Flash/FTL. - Knowledge of enterprise storage/server systems and proficiency in Linux. What We Offer The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. Incentive opportunities reward employees based on individual and company performance. Benefits include: - Medical, Dental, Vision, and 401(k) - Charitable giving match and community involvement opportunities - 4+ weeks of paid time off plus holidays and sick leave - Fertility care or adoption stipend, medical travel support, and virtual vet care - On-demand wellness apps and confidential therapy sessions - Onsite café and gym plus virtual fitness classes - Flexible work environment Base Pay Range $163,000—$253,000 USD Equal Opportunity Employment Policy Samsung Semiconductor is committed to fostering an inclusive workplace and providing accommodations throughout the recruiting process for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. Our Commitment to Innovation and Fairness AI tools may be used in the recruitment process to enhance efficiency, but all hiring decisions are made by human recruiting teams and hiring managers. Applicant AI Use Policy Candidates may use AI tools for preparation, grammar, and research, but not for generating submitted content or live interview responses. Trade Secret Notice By submitting an application, candidates agree not to disclose confidential or proprietary information belonging to current or former employers or other entities.
Technology

Samsung
Staff Engineer, SRAM Circuit Design
Senior
On-site
San Jose, CA
🏢 Summary: Staff Engineer role focused on end-to-end design of high-performance, low-power SRAM circuits for advanced semiconductor nodes (2nm–5nm). The position involves driving PPA optimization, circuit simulation, physical verification, and methodology development for next-generation computing and AI platforms. It combines deep SRAM technical expertise with leadership and cross-functional collaboration. 🗂️ Requirements: Bachelor’s in Electrical Engineering + 10+ years experience or Master’s + 8+ years experience, Proven experience in SRAM or memory circuit design at advanced process nodes, Expert knowledge of SRAM architecture including bitcells, sense amplifiers, write drivers, control paths, Strong understanding of semiconductor device physics and advanced process technologies, Experience with timing analysis, power analysis, and DFM, Proficiency in circuit simulation and variation analysis, Experience with physical verification (DRC, LVS), Knowledge of scripting for design automation, Experience with silicon debug and root-cause analysis, Experience with advanced nodes (5nm, 3nm, or below) 📃 Skills: SRAM, HSPICE, Finesim, Spectre, Cadence, Virtuoso, DRC, LVS, Python, Perl, TCL, FinFET, GAA, SOI, DFM, PPA 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.What You'll Do We are looking for a passionate and experienced Staff Engineer, SRAM Circuit Design to lead the development of next-generation SRAM solutions. In this position, you will drive end-to-end design of high-performance, low-power memory circuits used in cutting-edge semiconductor products. Your work will directly influence the power, performance, and area (PPA) efficiency of future computing, mobile, and AI platforms. This role combines deep technical expertise with strategic team leadership, offering the opportunity to innovate at the forefront of semiconductor design. Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). Optimize SRAM designs for performance, power and area (PPA) and yield. Develop custom layouts and perform physical design verifications (e.g., DRC, LVS). Evaluate trade-offs between speed, power, and area to meet design targets. Develop and improve SRAM design methodologies, including automation scripts for design, simulation, and verification. Work with product and test engineers to develop test plans and support silicon bring-up. Mentor Junior engineers, providing guidance on SRAM design techniques and best practices. Perform extensive circuit simulations using tools like HSPICE, finesim or cadence Spectre to validate SRAM functionality and performance. Contribute to patents, technical papers, or industry conferences to advance SRAM technology. What You Bring Bachelor's degree in electrical engineering with 10+ years of industry experience or master's degree in electrical engineering with 8+ years of experience strongly preferred. Prior experience in SRAM or memory circuit design, with a proven track record of delivering SRAM designs in advanced process nodes. Strong understanding of semiconductor devices physics and process technology (FinFET, GAA, SOI, etc.). Expertise in SRAM architecture, including bitcells, sense amplifiers, write drivers, and read/write control paths. Familiarity with timing analysis, power analysis, and design for manufacturability (DFM). Proficiency in circuit simulation, variation analysis, and design tools such as Spectre, HSPICE, Cadence Virtuoso, etc. Knowledge of scripting languages (e.g., Python, Perl, TCL) for automation of design tasks. Strong cross-functional collaboration and communication skills for working with design, layout, verification, and technology development teams. Experience with advanced technology nodes (e.g., 5nm, 3nm, or beyond). Knowledge of SRAM compiler development and experience with low-power SRAM design techniques (e.g., power gating, voltage scaling). Background in silicon debug and root-cause analysis. You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-SF1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$163,000—$253,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/