Staff Engineer, Design Verification

🏢 Summary: Senior-level role focused on leading verification of AI accelerator IP blocks and building scalable verification infrastructure for advanced SoC systems. The position involves developing UVM-based testbenches, driving functional and performance validation, and collaborating cross-functionally to debug and close quality metrics. The role supports next-generation AI/ML hardware platforms with emphasis on architecture-level verification and system-level validation. 🗂️ Requirements: 15+ years (BS) or 13+ years (MS) or 10+ years (PhD) industry experience, Strong experience in SoC/IP verification, Proven expertise in UVM-based testbench development, Proficiency in SystemVerilog and C/C++, Experience with scripting using Perl or Python, Experience verifying complex IP to full SoC/system level, Strong RTL understanding and debugging skills, Background in microarchitecture and computer architecture, Ability to lead verification efforts and mentor engineers 📃 Skills: UVM, SystemVerilog, C, C++, Perl, Python, RTL, SoC, IP, FPGA, Emulation 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. To achieve this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of our systems. Additionally, we continuously conduct research and development in emerging technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms are always equipped to handle the most demanding workloads of the future. By working together as a dedicated and passionate team, we aim to revolutionize the way AI/ML applications are deployed and executed, ultimately contributing to the advancement of AGI in an affordable and sustainable manner. Join us in our passion to shape the future of computing! Location: Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy. What You'll Do Develop the verification infrastructure and automation environment involved in build, simulation, regression and triages. Lead the verification for IP blocks of an AI accelerator by working with architects and RTL engineers. Create direct or random testbench, define verification scope and test plans for both functional and performance validation, close the verification quality metrics. Provide comprehensive documentation of verification strategy and ensure test environment is easy to use. Mentor junior engineers when necessary Work cross-functionally in debugging failures with design, compiler and simulation engineers What You Bring Bachelor's with 15+ years, or Master's with 13+ years, or PhD's with 10+ years of industry experience. Strong background in SoC or IP verification and test bench development using UVM, System Verilog, C/C++ and scripting languages such as Perl/Python. Experience verifying at multiple levels of logic from scratch, starting from complex IP blocks to dies to SoCs to full system testing Understanding RTL and strong overall debugging skills Prior experience with computational logic, interconnect networks and/or memory system is desirable Strong background in microarchitecture and computer architecture preferably in the area of AI accelerators Knowledge of FPGA and emulation platforms preferred Strong analytical and problem-solving skills Excellent communication and interpersonal skills Ability to work independently and as part of a team You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. #LI-VL1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$189,000—$301,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/

🏢 Summary: Senior verification engineering role focused on developing and leading verification infrastructure for AI accelerator IP blocks and scalable AI/ML computing platforms. The position involves UVM/SystemVerilog-based verification, testbench development, debugging, and cross-functional collaboration with architecture, RTL, compiler, and simulation teams. 🗂️ Requirements: Bachelor's degree with 15+ years, Master's with 13+ years, or PhD with 10+ years of industry experience, Strong SoC or IP verification experience, Testbench development using UVM and SystemVerilog, Programming experience with C/C++, Scripting experience with Perl or Python, Experience verifying complex IP blocks, dies, SoCs, and full systems, Strong RTL understanding and debugging skills, Background in microarchitecture and computer architecture, Ability to work cross-functionally and independently, Excellent communication and interpersonal skills 📃 Skills: UVM, SystemVerilog, C, C++, Perl, Python, RTL, SoC, FPGA, AI, ML, Verification, Emulation 🏢 Description: Advancing the World's Technology Together Our technology solutions power the tools you use every day—including smartphones, electric vehicles, hyperscale data centers, IoT devices, and more. The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving complex system-level challenges posed by future AI/ML workloads by designing scalable, high-performance, and energy-efficient platforms. The team collaborates closely with hardware and software engineers to address challenges across memory, computing, interconnect, and AI/ML technologies while researching emerging trends to support future workloads. Location: Daily onsite presence at the San Jose, CA office in alignment with the Flexible Work policy. What You'll Do - Develop the verification infrastructure and automation environment involved in build, simulation, regression, and triages - Lead the verification for IP blocks of an AI accelerator by working with architects and RTL engineers - Create direct or random testbenches, define verification scope and test plans for both functional and performance validation, and close verification quality metrics - Provide comprehensive documentation of verification strategy and ensure the test environment is easy to use - Mentor junior engineers when necessary - Work cross-functionally in debugging failures with design, compiler, and simulation engineers What You Bring - Bachelor's with 15+ years, Master's with 13+ years, or PhD with 10+ years of industry experience - Strong background in SoC or IP verification and testbench development using UVM, SystemVerilog, C/C++, and scripting languages such as Perl/Python - Experience verifying at multiple levels of logic from complex IP blocks to dies, SoCs, and full system testing - Understanding of RTL and strong debugging skills - Prior experience with computational logic, interconnect networks, and/or memory systems is desirable - Strong background in microarchitecture and computer architecture, preferably in AI accelerators - Knowledge of FPGA and emulation platforms preferred - Strong analytical and problem-solving skills - Excellent communication and interpersonal skills - Ability to work independently and as part of a team - Inclusive and collaborative working style - Curiosity, resilience, and eagerness to learn What We Offer - Competitive compensation with incentive opportunities based on individual and company performance - Medical, Dental, Vision, and 401(k) benefits - Charitable giving match and community involvement opportunities - 4+ weeks of paid time off plus holidays and sick leave - Family support benefits including fertility care, adoption support, medical travel support, and virtual vet care - Emotional wellness support with on-demand apps and confidential therapy sessions - Onsite café, gym, and virtual fitness classes - Flexible work environment Base Pay Range: $189,000—$301,000 USD Equal Opportunity Employment Policy Samsung Semiconductor is committed to fostering an inclusive workplace and providing accommodations throughout the recruiting process for candidates who require support. Our Commitment to Innovation and Fairness AI tools may be used to support recruitment processes, but hiring decisions are made by human recruiting teams and hiring managers. Applicant AI Use Policy Candidates may use AI tools for preparation, grammar, and research, but not for generating submitted content or live interview responses. Trade Secret Notice By submitting an application, candidates agree not to disclose confidential or proprietary information belonging to current or former employers or other entities.

🏢 Summary: Senior Engineer role focused on RTL development for memory-centric computing systems within an AI research lab, driving hardware–software co-design for next-generation AI/ML platforms. The position involves designing and optimizing complex IP blocks for performance, power, and area, supporting scalable high-performance AI systems. The role requires deep expertise in microarchitecture, memory subsystems, and SoC integration. 🗂️ Requirements: Bachelor’s with 15+ years, or Master’s with 13+ years, or PhD with 10+ years of industry experience, Strong background in microarchitecture and computer architecture, 5+ years of experience in RTL front-end design for complex control and datapath IP, Experience designing Memory Controller, NOC, or Interconnect IP, Experience with memory-centric computing IP and SoC integration, Experience with AI/ML workloads, Ability to optimize designs for performance, power, and area, Experience with hardware verification, debugging, and validation 📃 Skills: Verilog, SystemVerilog, HLS, RTL, Microarchitecture, ComputerArchitecture, MemoryController, NoC, Interconnect, SoC, AI, ML 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. To achieve this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of our systems. Additionally, we continuously conduct research and development in emerging technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms are always equipped to handle the most demanding workloads of the future. By working together as a dedicated and passionate team, we aim to revolutionize the way AI/ML applications are deployed and executed, ultimately contributing to the advancement of AGI in an affordable and sustainable manner. Join us in our passion to shape the future of computing! We are looking for a Senior Engineer, RTL Memory Centric Computing. This role is being offered under the AGICL lab as a part of DSRA. We are a research-driven systems lab working at the intersection of large language models, accelerator hardware, and high-performance software stacks. Our mission is to design, prototype, and optimize next-generation AI systems through tight hardware–software co-design. Location: Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy. What You'll Do Develop IP for memory centric computing systems using Verilog, System Verilog and HLS Optimize the IP for performance, power, and area by leveraging advanced design techniques such as pipelining, parallelism, and data compression. Collaborate with Verification engineers to design and develop test plans Make design decisions out of a large design trade-off space across performance, power, thermal, and cost. Troubleshoot and debug hardware issues and ensure the quality of the design through verification and validation. Stay up-to-date with the latest advancements in machine learning and hardware architecture and contribute to the development of new technologies. Communicate effectively with stakeholders, including users, partners, and management, to ensure that the systems are delivered on time and within budget Complete other responsibilities as assigned. What You Bring Bachelor's with 15+ years, or Master's with 13+ years, or PhD's with 10+ years of industry experience. Strong background in microarchitecture and computer architecture 5+ years of experience in front-end design methodology involving RTL development for complex control and data path IPs Experience in designing Memory Controller, NOC, Interconnect IP Experience in Memory Centric computing IP and SOC integration Experience in AI/ML workloads. Strong analytical and problem-solving skills Excellent communication and interpersonal skills Ability to work independently and as part of a team You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change #LI-VL1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$189,000—$301,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/

🏢 Summary: Senior compiler engineering role focused on building AI/ML compiler infrastructure for next-generation hardware accelerators, including PyTorch backend integration, kernel DSL development, distributed memory scheduling, and performance optimization. The position involves working on MLIR, Triton-style DSLs, parallelism-aware lowering, and upstream open-source contributions for scalable AGI computing platforms. Daily onsite presence in San Jose is required. 🗂️ Requirements: Bachelor's degree with 10+ years of industry experience, or Master's with 8+ years, or PhD with 5+ years, 3-5+ years of experience with Triton, Helion, MLIR, XLA, TVM, Inductor, IREE, CUTLASS, or equivalent, Experience designing kernel DSLs or intermediate representations, Experience with MLIR dialects, passes, or backend integration, Experience building PyTorch backends for non-CUDA accelerators, Experience with kernel autotuning, performance modeling, or cost-based compilation, Background in HPC, distributed systems, or NUMA-aware programming, Ability to contribute to open-source compiler projects 📃 Skills: PyTorch, Triton, Helion, MLIR, XLA, TVM, Inductor, IREE, CUTLASS, LLVM, CUDA, ROCm, MPS, TPU, DSL, IR, HPC, NUMA 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. To achieve this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of our systems. Additionally, we continuously conduct research and development in emerging technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms are always equipped to handle the most demanding workloads of the future. By working together as a dedicated and passionate team, we aim to revolutionize the way AI/ML applications are deployed and executed, ultimately contributing to the advancement of AGI in an affordable and sustainable manner. Join us in our passion to shape the future of computing! Location: Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy. What You'll Do - Adapting torch.compile to our backend: lowering Inductor's IR to our hardware, defining what gets fused, what gets specialized, and where the compiler should yield to hand-written kernels. - Building or extending kernel DSLs for our hardware: taking a tile-based programming model (Triton-style), a higher-level expression (Helion-style), or a custom DSL we design, and lowering it to our ISA, our memory hierarchy, and our collective primitives. Where existing DSLs' GPU assumptions break, deciding what to change in the frontend, the IR, or the backend. - Designing placement and scheduling passes: given a graph and our distributed memory model, deciding where tensors live, when to migrate them, and how to overlap compute with data movement. This is the layer where our hardware's differentiator shows up most directly. - Implementing parallelism-aware lowering: making tensor, pipeline, expert, and sequence parallelism first-class in the compiler IR rather than bolted on at the framework layer. - Fusion, tiling, and memory planning: the classical compiler problems, reframed for a non-uniform memory hierarchy where the right tile size and the right placement are coupled decisions. - Upstream contributions: where we use open-source DSLs, we want our work to land upstream rather than live in a private fork. You'll engage with upstream review processes for PyTorch, Triton, Helion, and adjacent projects. What You Bring - Bachelor's with 10+ years, or Master's with 8+ years, or PhD's with 5+ years of industry experience. - 3-5+ years of industry experience in at least one of: Triton, Helion, MLIR, XLA, TVM, Inductor, IREE, CUTLASS, or a proprietary equivalent. - Experience designing a kernel DSL or its IR from scratch, or making non-trivial language-level changes to an existing one. - Experience with MLIR — writing dialects, passes, or backend integration. - Experience building PyTorch backends for non-CUDA accelerators (XPU, ROCm, MPS, TPU, custom). - Experience with kernel autotuning, performance modeling, or cost-based compilation. - Background in HPC, distributed systems, or NUMA-aware programming. - Open-source contributions to PyTorch, Triton, Helion, LLVM/MLIR, or similar projects is a big plus. What We Offer The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. - Charitable giving match and community involvement opportunities. - 4+ weeks of paid time off plus holidays and sick leave. - Fertility care or adoption stipend, medical travel support, and virtual vet care. - On-demand wellness apps and free confidential therapy sessions. - Onsite café and gym, plus virtual fitness classes. - Flexible work environment. - Base pay range: $163,000—$253,000 USD. Equal Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel. Our Commitment to Innovation and Fairness AI tools may be used in the recruitment process as support tools, but hiring decisions are made by human recruiting teams and hiring managers. Applicant AI Use Policy Candidates may use AI tools for preparation, grammar, and research, but not to generate submitted content or live interview responses. Trade Secret Notice By submitting an application, candidates agree not to disclose confidential or proprietary information belonging to current or former employers or other entities.

🏢 Summary: Senior Engineer role focused on developing and optimizing RTL IP for memory-centric computing systems supporting advanced AI/ML workloads. The position involves hardware-software co-design, microarchitecture development, SOC integration, and performance optimization for next-generation AI systems. 🗂️ Requirements: Bachelor's degree with 10+ years of experience, Master's with 8+ years, or PhD with 5+ years, Strong background in microarchitecture and computer architecture, 5+ years of RTL front-end design methodology experience, Experience developing complex control and datapath IPs, Experience with Memory Controller, NOC, and Interconnect IP design, Experience with memory-centric computing IP and SOC integration, Experience with AI/ML workloads, Strong analytical and problem-solving skills, Excellent communication and interpersonal skills, Ability to work independently and collaboratively 📃 Skills: Verilog, SystemVerilog, HLS, RTL, Microarchitecture, SoC, NOC, Interconnect, AI, ML 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. To achieve this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of our systems. Additionally, we continuously conduct research and development in emerging technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms are always equipped to handle the most demanding workloads of the future. By working together as a dedicated and passionate team, we aim to revolutionize the way AI/ML applications are deployed and executed, ultimately contributing to the advancement of AGI in an affordable and sustainable manner. We are looking for a Senior Engineer, RTL Memory Centric Computing. This role is being offered under the AGICL lab as a part of DSRA. We are a research-driven systems lab working at the intersection of large language models, accelerator hardware, and high-performance software stacks. Our mission is to design, prototype, and optimize next-generation AI systems through tight hardware–software co-design. What You'll Do - Develop IP for memory centric computing systems using Verilog, System Verilog and HLS - Optimize the IP for performance, power, and area by leveraging advanced design techniques such as pipelining, parallelism, and data compression - Collaborate with Verification engineers to design and develop test plans - Make design decisions out of a large design trade-off space across performance, power, thermal, and cost - Troubleshoot and debug hardware issues and ensure the quality of the design through verification and validation - Stay up-to-date with the latest advancements in machine learning and hardware architecture and contribute to the development of new technologies - Communicate effectively with stakeholders, including users, partners, and management, to ensure that the systems are delivered on time and within budget - Complete other responsibilities as assigned What You Bring - Bachelor's with 10+ years, or Master's with 8+ years, or PhD's with 5+ years of industry experience - Strong background in microarchitecture and computer architecture - 5+ years of experience in front-end design methodology involving RTL development for complex control and data path IPs - Experience in designing Memory Controller, NOC, Interconnect IP - Experience in Memory Centric computing IP and SOC integration - Experience in AI/ML workloads - Strong analytical and problem-solving skills - Excellent communication and interpersonal skills - Ability to work independently and as part of a team - You're inclusive, adapting your style to the situation and diverse global norms of our people - An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding - You're collaborative, building relationships, humbly offering support and openly welcoming approaches - Innovative and creative, you proactively explore new ideas and adapt quickly to change What We Offer The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. - Give Back with a charitable giving match and frequent opportunities to get involved in supporting the community - Enjoy Time Away with 4+ weeks of paid time off a year, plus holidays and sick leave - Care for Family including fertility care or adoption support, medical travel support, and virtual vet care - Prioritize Emotional Wellness with on-demand apps and free confidential therapy sessions - Stay Fit with onsite café and gym, plus virtual classes - Embrace Flexibility through a flexible work environment Base Pay Range $163,000—$253,000 USD

🏢 Summary: Senior LLM Systems Performance Engineer role focused on building and analyzing large-scale AI environments, optimizing LLM workloads, and driving hardware–software co-design for next-generation AI platforms. The position involves performance characterization across compute, memory, networking, and accelerator systems using modern AI frameworks and NVIDIA GPU platforms. Daily onsite presence in San Jose, CA is required. 🗂️ Requirements: MS or PhD in Computer Science, Computer Engineering, Electrical Engineering, or related field, BS with 5+ years of experience in performance engineering, AI systems, distributed systems, or HPC, Strong understanding of LLM inference and training systems, Strong understanding of NVIDIA GPU architecture and performance characteristics, Hands-on experience profiling and optimizing AI workloads on NVIDIA GPU platforms, Experience analyzing large-scale distributed AI workloads, Proficiency in Python, Proficiency in C++, Experience with modern AI frameworks or serving systems, Strong analytical and problem-solving skills, Ability to work onsite in San Jose, CA 📃 Skills: Python, C++, PyTorch, vLLM, SGLang, TensorRT-LLM, DeepSpeed, Ray, Megatron-LM, NVIDIA, Nsight, GPU, LLM, HPC 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day—including smartphones, electric vehicles, hyperscale data centers, IoT devices, and more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. The team designs and develops scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. The lab collaborates closely with hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of systems. This role is offered by the STG group within the AGI Lab as part of DSRA. The team works at the intersection of large language models, accelerator hardware, and high-performance software. The mission is to design, prototype, and optimize next-generation AI systems through tight hardware–software co-design. We are seeking a Senior LLM Systems Performance Engineer to build representative AI environments, characterize emerging workloads, and drive performance analysis for next-generation AI platforms. In this role, you will set up and operate realistic LLM serving and agentic AI environments, collect workload traces and performance data, and develop methodologies to characterize workload behavior. Location: Daily onsite presence at the San Jose, CA office in alignment with the Flexible Work policy. Quick Facts What You'll Do - Build and operate representative AI environments, including agentic workflows, distributed inference systems, disaggregated serving architectures, and MoE deployments. - Collect workload traces, telemetry, and performance data from real-world AI applications. - Characterize workload behavior, develop representative benchmarks, and identify performance bottlenecks across compute, memory, communication, and scheduling resources. - Evaluate AI systems across the full hardware and software stack. - Analyze the impact of runtime, memory hierarchy, interconnect, and accelerator architecture on application performance. - Collaborate with hardware and software teams to drive performance analysis, architecture exploration, and hardware–software co-design for next-generation AI platforms. What You Bring - MS or PhD in Computer Science, Computer Engineering, Electrical Engineering, or a related field. - BS with 5+ years of experience in performance engineering, AI systems, distributed systems, high-performance computing, or related areas. - Strong understanding of LLM inference and training systems. - Strong understanding of NVIDIA GPU architecture and performance characteristics. - Hands-on experience profiling and optimizing AI workloads on NVIDIA GPU platforms using Nsight Systems, Nsight Compute, and related frameworks. - Experience analyzing performance of large-scale distributed AI workloads. - Proficiency in Python and C++. - Experience with AI frameworks or serving systems such as PyTorch, vLLM, SGLang, TensorRT-LLM, DeepSpeed, Ray, or Megatron-LM. - Strong analytical and problem-solving skills. What We Offer - Competitive base pay range: $138,000—$206,000 USD. - Incentive opportunities based on individual and company performance. - Medical, Dental, Vision, and 401(k) benefits. - 4+ weeks of paid time off plus holidays and sick leave. - Family support benefits including fertility care, adoption assistance, and medical travel support. - Emotional wellness support including confidential therapy sessions. - Onsite café and gym with additional virtual wellness classes. - Flexible work environment. Equal Opportunity Employment Policy Samsung Semiconductor is committed to fostering an inclusive and equal opportunity workplace. Our Commitment to Innovation and Fairness AI tools may be used to support the recruitment process, but hiring decisions are made by human recruiters and hiring managers. Applicant AI Use Policy Generative AI tools may not be used to misrepresent candidate qualifications during the application or interview process. Trade Secret Notice By submitting an application, candidates agree not to disclose confidential or proprietary information belonging to current or former employers.

🏢 Summary: Lead research and architecture design for next-generation AI systems, focusing on rack-scale co-design of AI workloads, memory, interconnects, and high-performance RISC-V CPUs. The role drives system-level modeling, simulation, and micro-architecture innovation to eliminate memory and bandwidth bottlenecks in large-scale AI platforms. It combines deep technical leadership with hands-on architecture research and cross-functional collaboration. 🗂️ Requirements: Ph.D. in Computer Science, Electrical Engineering, or related field, 10+ years in system-level architecture research or large-scale computing platform design, Expertise in AI workload-focused system architecture design, Strong experience in performance modeling and event-driven simulation, Deep knowledge of RISC-V, ARM, or x86 CPU architectures, Experience designing out-of-order CPU micro-architectures, Proficiency in transaction-level modeling (TLM), Experience with large-scale design-space exploration and PPA analysis, Hands-on programming experience in Python and C++, Ability to lead technical research teams and define architecture roadmaps 📃 Skills: RISC-V, ARM, x86, TLM, Python, C++, PPA, Simulation, Modeling, Microarchitecture 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.What You'll Do Lead cutting‑edge research on next‑generation AI system architectures. The role is responsible for end‑to‑end co‑design of AI workloads, system‑level modeling, hardware platforms, and high‑performance processors that leverage Samsung's advanced memory technologies to eliminate capacity, bandwidth, and large‑scale communication bottlenecks. Location: Daily onsite presence at our San Jose Headquarters in alignment with our Flexible Work policy AI System Architecture Leadership Define system‑level architectures that solve memory‑capacity, bandwidth, and interconnect challenges for large AI workloads (e.g., large language models, recommendation systems). Build and maintain analytical and event‑driven simulation frameworks for compute‑memory‑network performance at rack scale. Conduct design‑space exploration and quantitative trade‑off studies (performance, power, cost) to guide architecture decisions. Partner with SAIT HQ teams to align modeling insights with real‑world AI system implementations. RISC‑V CPU Architecture Leadership Architect high‑performance, out‑of‑order RISC‑V CPU cores that serve as host processors for AI computing systems. Drive IPC‑focused feature path‑finding; lead micro‑architecture research through performance‑model simulation and workload analysis. Produce detailed micro‑architecture specifications and guide cache/memory hierarchy design for optimal AI workload execution. Research & Innovation Management Lead a multidisciplinary research team, set technical roadmaps, and ensure delivery of high‑impact publications. Present architectural insights and strategic recommendations to senior leadership and external partners. What You Bring Education: Ph.D. in Computer Science, Electrical Engineering, or a related field. Experience: 10+years in system‑level architecture research or large‑scale computing platform design, with a strong focus on AI workloads. Technical Expertise: Performance modeling, event‑driven simulation, and quantitative analysis of compute‑memory‑interconnect systems. Deep knowledge of modern CPU/accelerator architectures (RISC‑V, ARM, x86) and heterogeneous integration. Proven ability to design rack‑scale AI system architectures that address memory, bandwidth, and interconnect constraints. Proficiency with transaction‑level modeling (TLM) and event‑driven simulation for compute‑memory‑network co‑design. Experience in large‑scale design‑space exploration and PPA (performance, power, area/cost) trade‑off analysis. Expertise in architecture and micro‑architecture design of out‑of‑order CPUs. Hands‑on experience with simulation tools and programming languages such as Python and C++. Communication Skills: Excellent written and verbal communication; proven ability to deliver technical presentations to senior stakeholders. Preferred Experience Proven track record of publishing high‑impact research papers. Experience influencing product roadmaps through architectural recommendations. Strong collaborative history with cross‑functional teams (hardware, software, memory technology). You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change #LI-SF1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$246,000—$430,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Our Commitment to Innovation and Fairness At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified. Trade Secret Notice By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/

🏢 Summary: Staff Software Engineer AI/ML role focused on building and productionizing agentic AI systems and next-generation ML/LLM solutions. The position involves designing, fine-tuning, and deploying large-scale models, integrating them into autonomous workflows, and driving experimentation to deliver scalable, reliable AI capabilities. Daily onsite collaboration with cross-functional engineering teams to develop generative and agentic AI frameworks. 🗂️ Requirements: MS or PhD in Computer Science, Electrical Engineering, or related field with ML focus, 4+ years experience in machine learning role, Strong research background in machine learning, computer vision, or natural language processing, Hands-on experience training or fine-tuning large-scale ML or LLM models, Experience with PyTorch or TensorFlow, Experience building and productionizing end-to-end ML systems, Proficiency in Python 📃 Skills: Python, PyTorch, TensorFlow, MachineLearning, DeepLearning, LLM, NLP, ComputerVision, MLOps, GenerativeAI 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.Staff Software Engineer AI/ML Samsung DSA has launched a new AI initiative to build the foundational capabilities for practical, agentic AI systems. The AI Innovation team is the driving force behind this vision, leading innovation at the intersection of machine learning and system engineering to develop and operate our next-generation Agentic AI framework. We aim to enable LLMs to autonomously plan, retrieve information, coordinate with tools, and execute multi-step workflows across our internal knowledge ecosystem. We are actively seeking talented Machine Learning Engineers specializing in building next-generation AI/ML solutions. Location: Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy What You'll Do Collaborate with cross-functional teams of engineers and architects to identify and develop Generative and Agentic AI solutions that drive business value Design and implement customized ML models and execute experiments to evaluate the performance of algorithms and identify areas for improvement Finetune and optimize pre-trained large-scale ML models, and deploy them into production environments ensuring scalability and reliability Integrate AI/ML models into agentic AI systems to enhance creativity, productivity, and personalization Create new capabilities that solve critical business problems and influences business leaders to shape product and technology strategy What You Bring MS or Ph.D. in Computer Science, Electrical Engineering, or related field with a focus on Machine Learning. 4+ years of experience in an ML role with an emphasis on data and experiment driven model development Strong research experience in machine learning, computer vision, and/or natural language processing Practical experience training or fine-tuning large-scale ML or LLM models is highly desirable Experience with ML frameworks such as PyTorch and TensorFlow Experience building and productionizing innovative end-to-end Machine Learning systems Proficiency in one or more coding languages such as Python Publications in top-tier conferences (e.g., NeurIPS, ICML, ICLR, CVPR) are a plus You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-VL1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$141,000—$219,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/

🏢 Summary: Senior engineer role focused on leading and architecting functional test coverage and methodologies for NVMe enterprise SSDs, executing customer qualifications, and debugging system-level issues in enterprise server environments. The position involves hands-on testing, failure analysis, automation improvement, and close collaboration with internal and customer teams to ensure high-performance storage solutions meet enterprise standards. 🗂️ Requirements: BS in Computer Science or related field with 10+ years of system-level testing or enterprise server/storage development experience (or MS with 8+ years), Experience with enterprise servers and enterprise storage systems, Experience with at least one storage protocol: NVMe, PCIe, SAS, SATA, or Fibre Channel, Experience using protocol analyzers for system or device-level performance analysis, Proficiency with server operating systems and system debug tools, Experience with storage test tools, performance benchmarks, IO stress tools, and bug management tools, Scripting experience in Perl, Shell, or Python, Experience with SSD or HDD testing, Experience executing enterprise SSD qualifications in customer systems 📃 Skills: NVMe, PCIe, SAS, SATA, FibreChannel, LeCroy, SerialTek, Xgig, Perl, Shell, Python, SSD, HDD, Linux, Benchmarking, IO, Automation 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. At the Technology Enabling Development Lab (TED), our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives Samsung's breakthrough V-NAND technology and enables our customers to power performance-oriented, demanding, enterprise-class applications ranging from hyper-scale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures. We are looking for a dynamic, self-motivated, experienced engineer to architect and lead functional test coverage and test methodologies for NVMe SSDs. Location: Daily onsite presence at our San Jose headquarters in alignment with our Flexible Work policy. What You'll Do Manage Enterprise server infrastructure, execute Customer Qual tests and debug failures Execution of enterprise SSD qualifications in customer systems. Communicate with team lead to understand qualification processes and test plans. Report status of qualifications and manage customer expectations. Coordinate with internal team and customer test engineers to execute qual plans as per schedule. Teams will be both local and remote. Triage test failures and do a first level FA. Design and execute experiments to root cause defects and verify fixes in coordination with development teams. Provide feedback to functional test teams on issues seen in customer quals to better functional test coverage. Contribute in Triaging customer field issues and provide support for timely resolution of customer issues. Identify automation opportunities and help Automation team to continue to improve and add to the existing framework. What You Bring BS in Computer Science or related technical field with 10+ years of system level testing or development of enterprise servers and enterprise storage systems experience or MS with 8+ years preferred. Experience with at least storage protocol like NVMe/PCIe, SAS, SATA, Fibre Channel Familiar with one of protocol analyzers like LeCroy, SerialTek, or Xgig System or device level performance analysis Proficiency in server operating systems especially system debug tools such as system logs. Knowledge of enterprise storage/server system technologies. Expertise in storage test tools such as performance benchmarks, IO stress tools, protocol certifications, Test execution and bug management tools. Scripting experience such as in Perl, Shell or Python Experience with SSD or HDD testing NetApp/HPE/Dell/IBM System Experience You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change. #LI-VL1 What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$163,000—$253,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/

🏢 Summary: Senior RFIC Design Engineer role focused on developing next-generation low-power, low-voltage RF transceivers and mixed-signal circuits using advanced deep-submicron CMOS technologies. The position involves leading chip-level design verification, production support, and post-silicon validation while collaborating with digital and software teams. The role also includes research and implementation of advanced wireless techniques for highly integrated RFICs. 🗂️ Requirements: Bachelor’s with 20+ years, Master’s with 18+ years, or PhD with 15+ years in related field, Extensive hands-on experience in RF/Analog IC design in deep sub-micron CMOS, Experience designing LNA, Mixer, VGA, PA, VCO circuits, Ability to translate RF transceiver system requirements into circuit specifications, Experience with chip-level verification and production support, Technical leadership and mentoring experience, Post-silicon validation expertise, Proficiency with IC design CAD tools, Understanding of physical layout requirements and ability to perform critical layouts 📃 Skills: RFIC, CMOS, LNA, Mixer, VGA, PA, VCO, SerDes, DDR, ADC, DAC, Spectre, SpectreRF, Spice, Matlab, ADS 🏢 Description: Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.Samsung Semiconductor Inc. (SSI) is advancing the world's technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams. Advanced Circuit and Systems (ACAS) is looking for a highly skilled engineer that has strong background and hands-on experience on RFIC design. The candidate will be developing next-generation RF transceivers and mixed-signal circuits for What You'll Do Design low-power and low-voltage RF and Analog circuits using advanced deep-submicron CMOS technologies. Lead efforts to perform chain and chip level design verification and production support tasks. Work closely with digital and software developers to develop an implementation that meets system requirements. Research in advanced wireless techniques for highly integrated RFICs What You Bring Bachelor's with 20+ years of experience or Master's with 18+ years of experiences or PhD with 15+ years of experience in a related field. Hands-on experience in designing various RF/Analog integrated circuits, such as LNA, Mixer, RF VGAs, PA, VCO, etc., in deep sub-micron CMOS technologies. Ability to comprehend RF transceiver system level requirements and translate into circuit level specifications. Excellent problem solving and analytical skills are essential. Technical leadership, mentoring, and post-silicon validation expertise are essential. Specialized knowledge in high-speed I/Os (SerDes, DDR) or data converters is a bonus. Strong knowledge on IC design CAD tools such as Spectre, SpectreRF, Spice, Matlab, and/or ADS. Thorough understanding of the physical layout requirement and ability to perform the critical layouts. You're inclusive, adapting your style to the situation and diverse global norms of our people. An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. You're collaborative, building relationships, humbly offering support and openly welcoming approaches. #LI-VL1What We OfferThe pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$214,060—$341,940 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations. Recruiting Agency Policy We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings. Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process. Applicant Privacy Policyhttps://semiconductor.samsung.com/about-us/careers/us/privacy/