Senior Hardware Engineer - FPGA & Platform Security

Microsoft Corporation

Redmond, WA • 19m ago • On-site

Senior

On-site

119,800 - 234,700 USD/yr

  1. Select offer
  2. Add resume
  3. Analyze
  4. Improve
  5. Apply
  6. Auto-send · soon

Match your resume with similar open roles

Upload your resume to automatically match with active openings similar to this role.

PDF up to 10 MB

Your resume is private & secure

Resume Checker & Builder preview

Potential salary for Senior Hardware Engineer - FPGA & Platform Security role

Improve your resume now

$119,800 – $234,700/year

Quick Facts

  • Role: Senior Hardware Engineer – FPGA & Platform Security

  • Team focus: Azure hardware systems and infrastructure; enabling a hardware root of trust for server platforms

  • Work model: 3 days per week in office (Redmond, WA or Mountain View, CA)

Description

You will define and deliver the hardware root of trust that protects Azure’s fleet, from silicon/FPGA prototypes through firmware, BMC, and datacenter deployment. You’ll translate security architecture into requirements, prototype and validate capabilities such as secure boot, attestation, and secure recovery, and collaborate across silicon, firmware, and industry teams. Your work will include bringing up new server/SoC/FPGA platforms and ensuring robust validation across normal, fault, and recovery scenarios.

Responsibilities

  • Define requirements, specifications, and interface definitions for server platform trust and integrity capabilities (secure boot, attestation, firmware recovery)

  • Lead bring-up of new server/SoC/FPGA platforms from first power-on through firmware, BMC, and OS boot; resolve issues with hardware/firmware partners

  • Set up and evolve lab infrastructure (racks, networking, power, debug tooling, remote management) to validate new platforms

  • Prototype and integrate root-of-trust and HSM capabilities (e.g., Caliptra) on FPGA and emulation platforms; develop validation plans for normal/fault/recovery scenarios

  • Build diagnostics, telemetry, and automated recovery tools to detect problems, report health, and return hardware to a known-good state

  • Debug complex system-level issues across silicon, FPGA, firmware, BMC, and software boundaries; convert findings into improvements in design and tooling

  • Partner with silicon vendors, ODMs, and industry groups (e.g., OCP) to drive adoption of platform requirements; create reusable documentation and procedures

Requirements

  • Master’s degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field plus 3+ years technical engineering experience, or Bachelor’s degree plus 5+ years technical engineering experience, or equivalent experience

  • Ability to meet specialized security screening requirements, including the Microsoft Cloud background check upon hire/transfer and every two years

Benefits

  • Certain roles may be eligible for benefits and other compensation

  • Estimated base pay range (U.S.): USD $119,800–$234,700 per year; other location-specific ranges apply (e.g., Bay Area and NYC metro)

See similar jobs

Explore similar jobs and use your resume score to choose where to apply next

See more

Unlock Full Resume Report