Multimedia/Graphics ASIC IP Hardware Architect

Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
• 3 years of experience in ASIC Hardware architecture and silicon design.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture, or a related field.
• Experience architecting and designing low power ASIC hardware IP for SoCs in the following areas, Camera ISP, video codecs, display, graphics and machine learning networks.
• Experience collaborating cross-functionally with Product Management, SoC architecture, IP design and verification, camera, video, ML algorithm and software development teams.
• Experience architecting ambient or always on hardware and workflows for ultra low power SoC applications.
• Experience in micro architecture, power and performance optimization.
• Familiarity with interconnect/fabric, security, multi-level caching architectures.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As a member of the Core Intellectual Property (IP) Hardware Architecture team, you will contribute your Application-specific integrated circuit (ASIC) architecture expertise in architecting hardware solutions for camera Image Signal Processing (ISP), Video, Tensor Processing Unit (TPU), Graphics Processing Unit (GPU) and display IPs. You will collaborate with camera, video, display, Machine Learning (ML) algorithm teams to architect power, performance, area and IQ competitive hardware IP solutions and develop the architecture specifications used by the hardware IP design teams to implement the solutions within the SoC.

In this role, you will work cross-functionally with many teams across Google to define competitive and key differentiating user experiences on Google hardware devices and drive these user experiences into Google silicon.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

The US base salary range for this full-time position is $132,000-$189,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities

• Define and deliver the hardware Multimedia/Graphics ASIC IP integration architecture that meet competitive power, performance, area and image quality goals, which will require owning the goals through to tape-out and product launch.
• Collaborate with Graphics, Camera, Video, Display and Machine Learning software, system and algorithm engineers to co-develop and specify competitive hardware IP architectures for integration into SoCs.
• Collaborate with GPU, TPU, camera ISP, video and display hardware IP design teams across global sites to drive the hardware IP architecture specifications into design implementation for SoCs.
• Collaborate with SoC and System/Experience architects on meeting power, performance and area requirements at the SoC level for multimedia use cases and experiences.
• Perform detailed data analysis and tradeoff evaluations to improve multimedia architecture solutions.